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A simple analytic model based on the Kane-Sze formula is used to describe the current-voltage 
characteristics of tunnel field-effect transistors (TFETs). This model captures the unique features of the 
TFET including the decrease in subthreshold swing with drain current and the superlinear onset of the 
output characteristic. The model also captures the ambipolar current characteristic at negative gate-
source bias and the negative differential resistance for negative drain-source biases. A simple empirical 
capacitance model is also included to enable circuit simulation. The model has fairly general validity 
and is not specific to a particular TFET geometry. Good agreement is shown with published atomistic 
simulations of an InAs double-gate TFET with gate perpendicular to the tunnel junction and with 
numerical simulations of a broken-gap AlGaSb/InAs TFET with gate in parallel with the tunnel 
junction.  
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Tunnel field-effect transistors (TFETs) are candidates to compete with complementary metal-oxide-
semiconductor (CMOS) FETs at low voltages because of their capability to achieve a subthreshold 
swing of less than 60 mV/decade at room temperature [1-3]. To build TFET circuits and make 
performance projections, it is of interest to develop simple, closed-form expressions for the drain current 
that contain the basic physics of the tunneling process and can be implemented in circuit simulators, e.g. 
SPICE. 
Quite a few compact analytic models for the TFET have been developed [4-14]. References [4-9] 
employ a semianalytical solution of Poisson’s equation in the channel region to model the channel 
charge [4] or to obtain the current-voltage characteristics [5-9]. These reports focus on particular TFET 
gate configurations, single-gate [5-7], double-gate [4, 8, 9, 11], or gate-all-around [10], or on specific 
aspects of the transport, such as the output characteristic at small drain biases [12, 13]. In most cases, the 
resulting expressions for the drain current are complex because the aim is to be predictive. The closest 
approach to our paper is that of Hong et al. [14] where the motivation is to develop an analytic model 
for use in circuit modeling. The resulting model gives good representation of the TFET characteristics, 
but is discontinuous and lacks an intuitive connection to the device physics.  
Our intent has been to provide a simple and continuous equation set to describe the TFET current-
voltage (I-V) characteristics [15]. In this paper our model is extended into all operating regions and a 
capacitance model is added. The resulting model produces the I-V characteristics of the TFET at the 
level of an elementary MOSFET SPICE model. This model is shown to capture the essential features of 
the TFET predicted by more comprehensive numerical simulators. The generalized formulation does not 
rely on a specific TFET embodiment, e.g. lateral, vertical, single-gate, double-gate, gate-all-around, 
inversion-mode, enhancement-mode, gate-field aligned to the tunnel junction, or gate-field 
perpendicular to the tunnel junction, hence the model is widely configurable. The purpose is to provide a 
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model which has the core physics, like in the level 1 MOSFET SPICE model, which can be easily 
implemented and fitted to experimental data, and allow elementary circuit design. 
The paper is organized as follows. Section II describes the development of the model in the normal 
operating region, including the physics of the subthreshold and above threshold regions and how these 
regions are connected. In this section, the model is applied to the representation of a homojunction InAs 
double gate p-i-n TFET and a broken-gap AlGaSb/InAs vertical TFET. Section III extends the model 
into other operating regions by incorporating the ambipolar current and negative differential resistance 
(NDR). Section IV introduces a simple empirical capacitance model that is shown to capture the 
behavior of capacitances in TFETs. Section V demonstrates the use of the model in HSPICE and 
provides a simple charge pump circuit example. 
II. MODEL DEVELOPMENT 
Tunnel FETs utilize an MOS-gate to control the band-to-band tunneling across a degenerate p-n 
junction.  The schematic cross-section and energy band diagrams of an n-channel TFET in OFF and ON 
states are shown in Fig. 1. The device is normally off. When zero bias is applied to the gate, the 
conduction band minimum of the channel is located above the valence band maximum of the source, so 
band-to-band tunneling is suppressed. A tunneling window, qVTW, opens up as the conduction band of 
the channel is shifted below the valence band of the source. Electrons in the valence band with energy in 
this tunneling window tunnel into empty states in the channel and the transistor is ON. 
The central expression in the TFET model is an experimentally well-established equation for band-to-
band, Zener tunneling in p-n junctions [16, 17], the primary transport mechanism in tunnel transistors [1, 
18]. The two-terminal Zener tunneling behavior is then generalized to three terminals by introducing 
physics-based expressions for the bias-dependent tunneling window and a dimensionless factor which 
accounts for the superlinear current onset in the output characteristic.  
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Fig. 1.  Schematic cross-section and energy band diagram of an n-channel TFET when the device is 
biased in (a) OFF and (b) ON-state where the symbols are defined as follows: EC, conduction band, EV, 
valence band, VGS, gate-source voltage, VDS, drain-source voltage, and VTW, tunneling window. 
 
The signature feature of the TFET is the decrease in subthreshold swing with decreasing drain current, 
which is well established in both simulations [17, 19] and experiments [20, 21]. The model assumes that 
this behavior is caused by the exponential band tails that arise from imperfections and lattice disorder 
due to impurities, dopants, and phonons [22, 23] and extends into the band gap. This band tail, also 
known as the Urbach tail, represents a fundamental limit to the steepness that can be practically 
achieved [24] and thus becomes an adjustable element in the model. The subthreshold swing can be 
degraded by interface states and defects [25, 26]. While the physics of these effects are not included in 
the model, they presumably could be added as experiments reveal the generic aspects of these 
mechanisms. 
 Kane-Sze Model 
The TFET model is built on the expression for the current in a p+n+ tunnel junction described by the 
Kane-Sze tunneling formula, which is evaluated by integrating the product of charge flux and the 
(a) (b) 
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tunneling probability in the tunneling window, where the tunneling probability is calculated by applying 
the Wentzel-Kramers-Brillouin (WKB) approximation [27] 
   (1) 
where VR is the reverse bias on the tunnel junction and physically accounts for the energy range, qVR, 
over which the tunneling occurs, ξ is the maximum electric field in the reverse biased junction, and a 
and b are coefficients determined by the material properties of the junction, given by [1]: 
   (2) 
where mR* = (1/mE* + 1/mH*)-1 is the reduced effective mass, which is the average of the electron, mE*, 
and hole, mH*, effective masses, EG is the semiconductor band gap, and ħ is the reduced Planck’s 
constant. The cross-sectional area of the junction, A, is the product of the channel thickness, tCH, and the 
width of the channel, W.  
The Kane-Sze expression, (1) is adapted to the following form, 
 , (3) 
where the term VR is split into two bias-dependent terms, f and VTW. The first term, f, is a dimensionless 
factor controlling both the current onset and saturation versus VDS, which is based on the Fermi 
occupancy probability of filled states in the valence band and unfilled states in the conduction band. The 
second term, VTW, is the tunneling window, in volts, related to the crossing and uncrossing of the energy 
bands. Because of the smearing of the band edge caused by the exponential decay of the band-tails in the 
band gap as ~ e-|E-EC, V |/E0, with E0 being the Urbach parameter [28], the tunneling window is assumed to 
















increase exponentially with gate bias before the bands cross and then linearly after the bands have 
crossed.  
The maximum electric field, ξ, is assumed to be linearly dependent on the gate-source bias and drain-
source bias. In deriving (1), the tunneling process is approximated by a particle tunneling through a 
triangular barrier, with a slope given by the electron charge times the electric field qξ. It has been shown 
by Hurks [26] that the maximum electric field can be used effectively here without taking the actual 
electric field distribution near the tunnel junction into account. Mathematically speaking, the detailed 
dependence of maximum electric field on VGS and VDS can always be approximated with a polynomial of 
certain degree. To make the model widely applicable to devices with different architectures, the 
maximum electric field is taken to be linearly dependent on VGS and VDS by dropping the second and 
higher order terms.  
  Electric Field 
The maximum electric field in (3) is taken to be linearly dependent on gate-source bias, VGS, and 
drain-source bias, VDS, 
 . (4) 
The electric field, ξO, is the built-in electric field at the source-channel tunnel junction when zero bias is 
applied to both gate and drain terminals. Parameters, γ1 and γ2, are linear coefficients with units of 
inverse volts. Increasing gate bias enhances the electric field at the source-channel junction by both 
enlarging the voltage drop (compared to the built-in voltage) and narrowing the tunneling barrier region. 
Increasing the drain bias has the same effect, but to a lesser degree because the drain field is screened by 
the gate electrode.  
It is worth noting that the use of (4) remains physically meaningful even for broken-gap 
heterojunctions, where the concept of tunneling path and corresponding electric field can still be 
phenomenologically applied. Consideration of [29] shows that quantization effects along the transport 
  O 1 1VDS  2VGS 
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direction produce a forbidden gap in the local density-of-states in the broken gap junction. Also note that 
there exists an electron energy barrier for tunneling in the AlGaSb/InAs heterojunction that approaches a 
rectangular barrier with nanometer-scale thickness in the ON-state. As a result, a current relation of the 
same form of (4) can be expected. 
 Subthreshold Region 
In the subthreshold region, the drain current of a tunnel FET depends exponentially on the gate bias, 
which is dominated by the exponential decrease of the tunneling window with VGS below the threshold 
voltage. Accordingly, the tunneling window in the subthreshold region can be expressed by 








Here, the factor, U, called the Urbach factor, is given by  
 







U0  nkBT q
, (6) 
where γO is a parameter that controls how quickly the tunneling window closes with gate bias, n is the 
subthreshold ideality factor, VOFF is the minimum VGS voltage for which (6) is valid. The threshold 
voltage VTH is defined as the gate-source bias at which the source valence-band-maximum equals the 
channel conduction-band-minimum (for an n-channel TFET). The expression (6) causes the 
subthreshold swing to decrease linearly with gate bias. When VGS equals VOFF, U is γOUO and γO is a 
factor less than or equal to 1. When the gate bias is equal to the threshold voltage then U equals UO.  
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Fig. 2. Tunneling window, VTW, plotted as a function of gate-source voltage at room temperature in the 
subthreshold region. 
 
The dependence of the tunneling window on gate-source bias is plotted in Fig. 2 for different γO 
values. When the parameters γO and n equal one, U reduces to UO and the tunneling window is 
represented by a straight line in a semilog plot, corresponding to an exponentially closing tunneling 
window of 60 mV/decade. If γO is reduced below 1, the subthreshold swing decreases as the gate-source 
voltage decreases as can be observed in Fig. 2.  
 Above-Threshold Region 
According to (3), the drain current in the above-threshold region should be directly controlled by the 
tunneling window. Above-threshold the tunneling window should be given by 
 VTW VGS VTH , (7) 
which can be called the overdrive voltage.  
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 Bridging the Subthreshold and Above-Threshold Regions 
A function is needed to connect the subthreshold and above-threshold regions smoothly. Borrowing 
from Khakifirooz [30] and Wright [31] for MOSFETs, the following expression allows a continuous 
transition between the subthreshold and above-threshold regions, 












Fig. 3 shows the tunneling window as a function of gate-source voltage. When in the subthreshold 
region, the tunneling window grows exponentially with gate bias, but in the above-threshold region, it 
tends to a linear dependence on the gate bias. Whereas the mathematical expression in (8) is able to 
describe both exponential and linear regions in a single equation, there is no physical basis to justify its 
accuracy in the transition region, ~3nkT. This is also true in the MOSFET where this function has been 
effectively utilized to link subthreshold and linear regions [30, 31]. 
 
Fig. 3. Tunneling window, VTW, plotted as a function of (VGS − VTH)/U. When (VGS − VTH)/U   is larger 
than about 3, VTW reduces to a linear function; when (VGS − VTH)/U is smaller than about −3, VTW reduces 













































 Superlinear Current Onset 
The superlinear onset of the output characteristic is another signature behavior of the TFETs. De 
Michielis [13] showed that this characteristic arises from the Fermi occupancy of filled states in the 
source and unoccupied states in the channel. However, their expression for the drain current was not 
devised to account for the saturation of the drain current. This can be readily added as shown below. 
Initially the following simple function f, was used to describe both the superlinear onset and the 

















where Γ is a constant and VTHDS is the drain threshold voltage which corresponds to the minimum drain 
voltage needed to initiate the tunneling current [32].  When VDS equals zero, then (9) and the tunneling 
current are zero. When VDS becomes large, the function f tends to one. 
 
Fig. 4. Output characteristics for different source degeneracies based on occupation probability. The 
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In Fig. 4, (9) is plotted together with the expression from De Michielis [13]. In the low VDS region the 
nonlinear turn-on of the drain current is well captured by (9). The superlinear onset degrades drastically 
as VTHDS becomes bigger than 0.1 V. At large VDS, the function f  saturates to 1, as desired. 
In utilizing (9) to fit TFET simulations, it became apparent that the drain threshold voltage, VTHDS, 
should be made sensitive to gate bias. The drain threshold voltage has been found to increase linearly 
with gate voltage and then saturate at large VGS [32]. To account for this dependence, the drain threshold 
voltage was modified to  
 , (10) 
where λ is a constant with the unit of volts and the voltage inside the tanh function is normalized to 1 V. 
The hyperbolic tangent function is chosen because when VGS − VOFF is small,  
 tanh VGS VOFF  VGS VOFF , (11) 
and when VGS − VOFF is large,  
 tanh VGS VOFF  1.  (12) 
















 . (13) 
VTHDS   tanh VGS VOFF 
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Fig. 5. Modeled and simulated transfer and output characteristics of a 20 nm InAs double-gate TFET. 
Atomistic simulation data are from [33]. 
 
In order to test the ability of the model to represent TFET physics, we have fitted the model to two 
very different TFET embodiments. The first is a double-gate (DG) p-i-n InAs TFET [33] with 
characteristics predicted by an atomistic quantum-mechanical device simulator, and the second is an in-
line broken-gap AlGaSb/InAs TFET [34] as predicted by Synopsis technology computer-aided design 
(TCAD). The results are shown in Figs. 5 and 6. The channel length and width are 20 nm and 1 μm, 
respectively. The device model parameters for both devices are shown in Table I. The model shows 
good agreement to the simulations. Excellent representation of the superlinear current onset is shown in 
Figs. 5(b) and 6(b). Close inspection of the bias dependence of the transconductances and conductances 
obtained by the model shows that the terminal dependences are not matched precisely owing to the 
generic nature of the tunneling description. 
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Fig. 6. Modeled and simulated transfer and output characteristics of a 20 nm broken-gap AlGaSb/InAs 
TFET. Numerical simulation data are from [34]. 
 
TABLE I 
SUMMARY AND RANGE OF PARAMETERS IN THE MODEL 
 
III. COMPLETE DC MODEL OF TFETS 
The model discussed thus far is valid for positive VDS and VGS. Often in RF or transient simulations all 
four quadrants of the ID-VGS characteristic may be needed. A tunnel FET is essentially a gated p-i-n 
tunnel diode. The asymmetrical source/drain junction causes tunnel FETs to have asymmetrical 
Range InAs DG TFET AlGaSb/InAs TFET
EG (eV) – 0.35 0.35
mR* – 0.012 0.012
tCH (nm) – 5 5
Γ (V) 0 – 1 0.06 0.046
γ0 0 – 1 0.5 0.2
γ1 (m
-1) 0 – 1 0.01 0.1
γ2 (m
-1) 0 – 2 1.3 0.9
ξ0 (MV/cm) 0.5 – 5 0.527 1
λ (V) 0 – 1 0.19 0.32
n > 1 1.8 1.2
VOFF (V) 0 – VDD 0.01 0
VTH (V) 0 – VDD 0.17 0.08
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characteristics when the drain-source bias is reversed. When forwardly biased (VDS < 0), the band-to-
band tunneling current gradually gives way to the diffusion current as VDS is decreased, resulting in 
NDR in the ID-VDS. Also due to the asymmetrical doping, the tunnel junction shifts from the source-
channel junction to drain-channel junction when the gate bias reverses, resulting in ambipolar 
conduction. 
To fully make use of these features in circuit design, our model is extended into all four quadrants of 
operation: (1) ID [VGS > VOFF, VDS > 0], (2) ID [VGS < VOFF, VDS > 0], (3) ID [VGS < VOFF, VDS < 0], and (4) 
ID [VGS > VOFF, VDS < 0]. The equation set outlined in section II describes a model that operates in the 
first quadrant only. In this section, currents in the other three quadrants are defined. 
 Second quadrant – the ambipolar current:  ID [VGS < VOFF, VDS > 0] 
In the conventional mode of operation, the TFET tunnel current is suppressed when VGS is low and 
then the tunnel window at the source junction is opened with positive VGS. However the TFET can also 
turn on when gate bias is sufficiently negative. As shown in Fig. 7(a), when the gate bias is negative, the 
valence band maximum of the channel can be shifted above the conduction band minimum of the drain. 
Meanwhile, the drain-channel junction narrows as a result of the large voltage drop on the junction, 
leading to electrons tunneling from the channel into the empty states in the drain. Therefore, the 
tunneling window opens up gain, with the tunnel junction shifted from the source-channel junction to 
the drain-channel junction. When this happens the channel conduction changes from one carry type to 
another and the current is said to be ambipolar. 
The ambipolar current is added to the model by copying the current for VGS > VOFF to VGS < VOFF and 
multiplying the current by a smoothing function, fS. The term VGS is replaced with VGS – VOFF in (4). To 
preserve the current continuity at VGS = VOFF, fS decreases from 1 when VGS = VOFF to an attenuation 
factor s when VGS << VOFF. As VGS  – VOFF decreases from 0, as shown in Fig. 7b. The ambipolar drain 
current is given by  
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I D VGS VOFF   I D VGS VOFF  fS











  (14) 
where s is an attenuation factor that sets the ratio of ID (VGS < VOFF) to ID (VGS > VOFF). In cases where 
the ambipolar current is suppressed, s can be set to a small number. The scaling factor, s, is taken to be 
dimensionless, because VGS – VOFF in the argument of the tanh function is considered to be normalized 
to 1 V. Fig. 8 shows the drain current plotted as a function of gate-source bias from -0.5 V to 0.5 V with 
s set to 1 and 0.1, respectively. 
 
 
Fig. 7. (a) Band diagram showing ambipolar conduction of tunnel FETs. (b) Smoothing function 



























Fig. 8. Transfer characteristics of 20 nm InAs DG TFET showing ambipolar current for s = 1 (a) and 
s = 0.1 (b). 
 Third quadrant:  ID [VGS < VOFF, VDS < 0] 
The third quadrant is the least used region. In this region, the current is defined using the universal 
diode current equation. 












.   (15) 
 Fourth quadrant – the negative differential resistance region:  ID [VGS > VOFF, VDS < 0] 
When the drain-source bias, VDS, is negative, the source-channel junction is forward biased and 
behaves like a forward-biased tunnel diode. The NDR is included by modifying a model for the tunnel 
diode from Sze and Ng [35] 














 .  (16) 
Adapted to the notation of our model, this formula becomes 
 JD   JP
VDS
VP
























 .   (17) 
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Fig. 9. (a) Experimental forward and reverse bias drain current vs. drain-source voltage for InGaAs 
heterojunction TFET after Dewey [21], (b) logarithmic and (c) linear-scale, modeled forward and 
reverse-bias drain current vs. drain-source voltage for the 20 nm InAs DG TFET. 
 
The five parameters JP, J0, VP, K, and η, are fitting parameters. Parameter K has unit of V-1. The last 
parameter η is dimensionless. Parameter n shares the same value as n in (6). As shown in Fig. 9, the 
experimental NDR behavior is well captured by this semi-empirical equation. Series drain and source 
resistance can always be added as subcircuit parameters to account for parasitic resistances. 
IV. CAPACITANCE MODEL 
The partitioning of gate capacitances between the source and drain in TFETs is significantly different 
from CMOS, primarily due to the difference in the distribution of inversion charge [36]. Because CGS is 
much smaller compared to CGD, it is set as a constant. Noticing the similarity between the f function 
(Fig. 4) and the behavior of CGD with increasing VGS and VDS (Fig. 10), the f function is modified to 
model the behavior of CGD 
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 CGD  CGD,MIN  CGD,MAX CGD,MIN 
1 VGS














where CGD,MIN and CGD,MAX are the approximate minimum and maximum of CGD. Parameters α, β, Γ’, 
and m are fitting parameters, in which α and m are dimensionless, β has unit of 1/Vm, and Γ’ has unit of 
V. CGD is set to CGD,MIN in the other three quadrants. 
 
Fig. 10. Modeled gate drain capacitance, CGD/CGG, vs. VGS plotted against TCAD simulation data from 




















CGD,MIN = 0.13 CGG 
CGD,MAX  = 0.9 CGG 
VTH = 0.32 V 
VOFF = 0.01 V 
α = 1.14 
β = 0.02 1/V2 
m = 2 
Γ’ = 0.18 V 
VDS      6  
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V. CIRCUIT APPLICATION 
 
Fig. 11. (a) TFET charge pump circuit and (b) power conversion efficiency vs. input voltage for 20 nm 
HP Si FinFET [37] and InAs DG TFET.  
The complete model is implemented as a subcircuit model in HSPICE 2013 and applied to a simple 
4T charge pump circuit to demonstrate its use [38]. As shown in fig. 11(a), a charge pump circuit 
converts an input DC voltage to a higher output DC voltage. In this case, the output voltage is 2VIN. The 
circuit is simulated using modeled 20 nm InAs DG TFET as shown in Fig. 5 and Table I [33] and 20 nm 
HP Si FinFET PTM-MG model [37]. The power conversion efficiency, the ratio of output power to 
input power, for both devices is shown in Fig. 11(b). TFETs can achieve efficiency higher than 90% 
when VIN is in the range of 0.2-0.5 V, whereas CMOS can only achieve efficiency higher than 70% 
when VIN is 0.5 V. 
VI. CONCLUSION 
An analytic n-channel TFET model for circuit simulation is shown to capture the current-voltage 
characteristics of the TFET in all operation regions. The model can be readily adapted to describe the p-
channel TFET. The model accounts for bias dependent subthreshold swing, saturation, the superlinear 
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current onset, ambipolar conduction, and negative differential resistance. A simple behavioral 
capacitance model is also included. To justify the versatility of the model, the model is applied to two 
TFETs with distinctly different geometries, a planar double-gate InAs TFET and a vertical broken-gap 
AlGaSb/InAs TFET, and good agreement is demonstrated between the model and both simulations. The 
model is implemented in HSPICE and a simple charge pump circuit is simulated to prove the 
functionality of the model. The equation set enables the implementation of an entry-level TFET model 
for exploration of steep transistor circuits.  
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